Instruction scheduling and transformation for a VLIW unified reduced instruction set computer/digital signal processor processor with shared register architecture

Cheng-Yu Lee, Min-Chin Hung, Rong-Guey Chang. Instruction scheduling and transformation for a VLIW unified reduced instruction set computer/digital signal processor processor with shared register architecture. Concurrency - Practice and Experience, 26(1):134-151, 2014. [doi]

Authors

Cheng-Yu Lee

This author has not been identified. Look up 'Cheng-Yu Lee' in Google

Min-Chin Hung

This author has not been identified. Look up 'Min-Chin Hung' in Google

Rong-Guey Chang

This author has not been identified. Look up 'Rong-Guey Chang' in Google