Instruction scheduling and transformation for a VLIW unified reduced instruction set computer/digital signal processor processor with shared register architecture

Cheng-Yu Lee, Min-Chin Hung, Rong-Guey Chang. Instruction scheduling and transformation for a VLIW unified reduced instruction set computer/digital signal processor processor with shared register architecture. Concurrency - Practice and Experience, 26(1):134-151, 2014. [doi]

Abstract

Abstract is missing.