An On-Chip Monitoring Circuit with 51-Phase PLL-Based Frequency Synthesizer for 8-Gb/s ODR Single-Ended Signaling Integrity Analysis

Pil-Ho Lee, Yu-Jeong Hwang, Han-Yeol Lee, Hyun Bae Lee, Young-Chan Jang. An On-Chip Monitoring Circuit with 51-Phase PLL-Based Frequency Synthesizer for 8-Gb/s ODR Single-Ended Signaling Integrity Analysis. IEICE Transactions, 99-C(4):440-443, 2016. [doi]

Authors

Pil-Ho Lee

This author has not been identified. Look up 'Pil-Ho Lee' in Google

Yu-Jeong Hwang

This author has not been identified. Look up 'Yu-Jeong Hwang' in Google

Han-Yeol Lee

This author has not been identified. Look up 'Han-Yeol Lee' in Google

Hyun Bae Lee

This author has not been identified. Look up 'Hyun Bae Lee' in Google

Young-Chan Jang

This author has not been identified. Look up 'Young-Chan Jang' in Google