Module Implementation and Simulation of Timing Constraint Check Function of I2C Protocol Using Verilog - researchr publication

researchr

You are not signed in
Sign in
Sign up

Jun-Cheol Lee, Tae-Oh Kim, Joo-Hyung Chae. Module Implementation and Simulation of Timing Constraint Check Function of I2C Protocol Using Verilog. In International Conference on Electronics, Information, and Communication, ICEIC 2023, Singapore, February 5-8, 2023. pages 1-4, IEEE, 2023. [doi]

Abstract is missing.

runs on WebDSL