Design-Induced Latency Variation in Modern DRAM Chips: Characterization, Analysis, and Latency Reduction Mechanisms

Donghyuk Lee, Samira Manabi Khan, Lavanya Subramanian, Saugata Ghose, Rachata Ausavarungnirun, Gennady Pekhimenko, Vivek Seshadri, Onur Mutlu. Design-Induced Latency Variation in Modern DRAM Chips: Characterization, Analysis, and Latency Reduction Mechanisms. In Bruce E. Hajek, Sewoong Oh, Augustin Chaintreau, Leana Golubchik, Zhi-Li Zhang, editors, Proceedings of the 2017 ACM SIGMETRICS / International Conference on Measurement and Modeling of Computer Systems, Urbana-Champaign, IL, USA, June 05 - 09, 2017. pages 54, ACM, 2017. [doi]

Authors

Donghyuk Lee

This author has not been identified. Look up 'Donghyuk Lee' in Google

Samira Manabi Khan

This author has not been identified. Look up 'Samira Manabi Khan' in Google

Lavanya Subramanian

This author has not been identified. Look up 'Lavanya Subramanian' in Google

Saugata Ghose

This author has not been identified. Look up 'Saugata Ghose' in Google

Rachata Ausavarungnirun

This author has not been identified. Look up 'Rachata Ausavarungnirun' in Google

Gennady Pekhimenko

This author has not been identified. Look up 'Gennady Pekhimenko' in Google

Vivek Seshadri

This author has not been identified. Look up 'Vivek Seshadri' in Google

Onur Mutlu

This author has not been identified. It may be one of the following persons: Look up 'Onur Mutlu' in Google