A High-Speed Link Layer Architecture for Low Latency and Memory Cost Reduction

Jaesung Lee, Hyuk-Jae Lee, Chanho Lee. A High-Speed Link Layer Architecture for Low Latency and Memory Cost Reduction. Comput. J., 50(5):616-628, 2007. [doi]

Abstract

Abstract is missing.