An O(n) Parallel Shortest Path Algorithm and Its Hardware Implementation

Jaehwan John Lee, Xiang Xiao. An O(n) Parallel Shortest Path Algorithm and Its Hardware Implementation. In Hamid R. Arabnia, Ashu M. G. Solo, editors, Proceedings of the 2010 International Conference on Computer Design, CDES 2010, July 12-15, 2010, Las Vegas Nevada, USA. pages 117-123, CSREA Press, 2010.

Authors

Jaehwan John Lee

This author has not been identified. Look up 'Jaehwan John Lee' in Google

Xiang Xiao

This author has not been identified. Look up 'Xiang Xiao' in Google