FPGA logic design method based on multi resolution image real time acquisition system

Cheng-Han Li, Yeu-Horng Shiau. FPGA logic design method based on multi resolution image real time acquisition system. Evolutionary Intelligence, 12(3):367-375, 2019. [doi]

Abstract

Abstract is missing.