Hsing-Chung Liang, Chung-Len Lee, Jwu E. Chen. Identifying invalid states for sequential circuit test generation. IEEE Trans. on CAD of Integrated Circuits and Systems, 16(9):1025-1033, 1997. [doi]
No references recorded for this publication.
No citations of this publication recorded.