The following publications are possibly variants of this publication:
- A High Throughput VLSI Architecture Design for H.264 Context-Based Adaptive Binary Arithmetic Decoding with Look Ahead ParsingYao-Chang Yang, Chien-Chang Lin, Hsui-Cheng Chang, Ching-Lung Su, Jiun-In Guo. icmcs 2006: 357-360 [doi]
- Architecture of high-throughput context adaptive variable length coding decoder in AVC/H.264Gwo Giun Lee, Shu-Ming Xu, Chun-Fu Chen, Ching-Jui Hsiao. apsipa 2012: 1-5 [doi]
- A hardware accelerator for context-based adaptive binary arithmetic decoding in H.264/AVCJian-Wen Chen, Cheng-Ru Chang, Youn-Long Lin. iscas 2005: 4525-4528 [doi]
- A high throughput context-based adaptive arithmetic codec for JPEG2000Keng-Khai Ong, Wei-Hsin Chang, Yi-Chen Tseng, Yew-San Lee, Chen-Yi Lee. iscas 2002: 133-136 [doi]
- A high throughput low cost context-based adaptive arithmetic codec for multiple standardsKeng-Khai Ong, Wei-Hsin Chang, Yi-Chen Tseng, Yew-San Lee, Chen-Yi Lee. icip 2002: 872-875
- Low Complexity and High Throughput VLSI Architecture for AVC/H.264 CAVLC DecodingGwo Giun Lee, Chia-Cheng Lo, Yuan-Ching Chen, Sheau-Fang Lei, He-Yuan Lin, Ming-Jiun Wang. iscas 2009: 1229-1232 [doi]