A Design Technique for Energy Reduction in NORA CMOS Logic

Konstantinos Limniotis, Yiorgos Tsiatouhas, Themistoklis Haniotakis, Angela Arapoyanni. A Design Technique for Energy Reduction in NORA CMOS Logic. IEEE Trans. on Circuits and Systems, 53(12):2647-2655, 2006. [doi]

Abstract

Abstract is missing.