Timing Challenges for Very Deep Sub-Micron (VDSM) IC

Ichiang Lin, Chien-In Henry Chen. Timing Challenges for Very Deep Sub-Micron (VDSM) IC. VLSI Design, 2002(3):557-562, 2002. [doi]

Abstract

Abstract is missing.