2 1.5mW 0.625-to-200MHz Fractional Output Divider with 120fsrms Jitter Based on Replica-DTC-Free Background Calibration - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Chun-Yu Lin, Yu-Ting Hung, Tun-Ju Wang, Tsung-Hsien Lin. 2 1.5mW 0.625-to-200MHz Fractional Output Divider with 120fsrms Jitter Based on Replica-DTC-Free Background Calibration. In IEEE International Solid-State Circuits Conference, ISSCC 2021, San Francisco, CA, USA, February 13-22, 2021. pages 412-414, IEEE, 2021. [doi]

This author has not been identified. Look up 'Chun-Yu Lin' in GoogleThis author has not been identified. Look up 'Yu-Ting Hung' in GoogleThis author has not been identified. Look up 'Tun-Ju Wang' in GoogleThis author has not been identified. Look up 'Tsung-Hsien Lin' in Google

runs on WebDSL