A frequency-domain SIR maximizing time-domain equalizer for VDSL systems

Yuan-Pei Lin, Li-Han Liang, Pei-Ju Chung, See-May Phoong. A frequency-domain SIR maximizing time-domain equalizer for VDSL systems. In International Symposium on Circuits and Systems (ISCAS 2005), 23-26 May 2005, Kobe, Japan. pages 3163-3166, IEEE, 2005. [doi]

Authors

Yuan-Pei Lin

This author has not been identified. Look up 'Yuan-Pei Lin' in Google

Li-Han Liang

This author has not been identified. Look up 'Li-Han Liang' in Google

Pei-Ju Chung

This author has not been identified. Look up 'Pei-Ju Chung' in Google

See-May Phoong

This author has not been identified. Look up 'See-May Phoong' in Google