A Reconfigurable In-SRAM Computing Architecture for DCNN Applications

Yu-Hsien Lin, Chi Liu, Chia-Lin Hu, Kang-Yu Chang, Jia-yin Chen, Shyh-Jye Jou. A Reconfigurable In-SRAM Computing Architecture for DCNN Applications. In International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2021, Hsinchu, Taiwan, April 19-22, 2021. pages 1-2, IEEE, 2021. [doi]

Authors

Yu-Hsien Lin

This author has not been identified. Look up 'Yu-Hsien Lin' in Google

Chi Liu

This author has not been identified. Look up 'Chi Liu' in Google

Chia-Lin Hu

This author has not been identified. Look up 'Chia-Lin Hu' in Google

Kang-Yu Chang

This author has not been identified. Look up 'Kang-Yu Chang' in Google

Jia-yin Chen

This author has not been identified. Look up 'Jia-yin Chen' in Google

Shyh-Jye Jou

This author has not been identified. Look up 'Shyh-Jye Jou' in Google