A 0.55 V 7-bit 160 MS/s interpolated pipeline ADC using dynamic amplifiers

James Lin, Daehwa Paik, Seungjong Lee, Masaya Miyahara, Akira Matsuzawa. A 0.55 V 7-bit 160 MS/s interpolated pipeline ADC using dynamic amplifiers. In Proceedings of the IEEE 2013 Custom Integrated Circuits Conference, San Jose, CA, USA, September 22-25, 2013. pages 1-4, IEEE, 2013. [doi]

Authors

James Lin

This author has not been identified. Look up 'James Lin' in Google

Daehwa Paik

This author has not been identified. Look up 'Daehwa Paik' in Google

Seungjong Lee

This author has not been identified. Look up 'Seungjong Lee' in Google

Masaya Miyahara

This author has not been identified. Look up 'Masaya Miyahara' in Google

Akira Matsuzawa

This author has not been identified. Look up 'Akira Matsuzawa' in Google