7.7 A 2.16pJ/b 112Gb/s PAM-4 Transceiver with Time-Interleaved 2b/3b ADCs and Unbalanced Baud-Rate CDR for XSR Applications in 28nm CMOS

Yen-Po Lin, Pen-Jui Peng, Chun-Chang Lu, Po-Ting Shen, Yun-Cheng Jao, Ping-Hsuan Hsieh. 7.7 A 2.16pJ/b 112Gb/s PAM-4 Transceiver with Time-Interleaved 2b/3b ADCs and Unbalanced Baud-Rate CDR for XSR Applications in 28nm CMOS. In IEEE International Solid-State Circuits Conference, ISSCC 2024, San Francisco, CA, USA, February 18-22, 2024. pages 136-138, IEEE, 2024. [doi]

Authors

Yen-Po Lin

This author has not been identified. Look up 'Yen-Po Lin' in Google

Pen-Jui Peng

This author has not been identified. Look up 'Pen-Jui Peng' in Google

Chun-Chang Lu

This author has not been identified. Look up 'Chun-Chang Lu' in Google

Po-Ting Shen

This author has not been identified. Look up 'Po-Ting Shen' in Google

Yun-Cheng Jao

This author has not been identified. Look up 'Yun-Cheng Jao' in Google

Ping-Hsuan Hsieh

This author has not been identified. Look up 'Ping-Hsuan Hsieh' in Google