Transistor sizing strategy for simultaneous energy-delay optimization in CMOS buffers - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Longyang Lin, Kien Trinh Quang, Massimo Alioto. Transistor sizing strategy for simultaneous energy-delay optimization in CMOS buffers. In IEEE International Symposium on Circuits and Systems, ISCAS 2017, Baltimore, MD, USA, May 28-31, 2017. pages 1-4, IEEE, 2017. [doi]

This author has not been identified. Look up 'Longyang Lin' in GoogleThis author has not been identified. Look up 'Kien Trinh Quang' in GoogleThis author has not been identified. It may be one of the following persons:

Massimo Alioto

Look up 'Massimo Alioto' in Google

runs on WebDSL