Efficient VLSI Design of Residue-to-Binary Converter for the Moduli Set (2:::::::n:::::::, 2:::::::n::::+1::: - 1, 2:::::::n::::::: - 1) - researchr publication

researchr

You are not signed in
Sign in
Sign up

Su-Hon Lin, Ming-Hwa Sheu, Chao-Hsiang Wang. Efficient VLSI Design of Residue-to-Binary Converter for the Moduli Set (2:::::::n:::::::, 2:::::::n::::+1::: - 1, 2:::::::n::::::: - 1). IEICE Transactions, 91-D(7):2058-2060, 2008. [doi]

Abstract is missing.

runs on WebDSL