Low-power parallel tree architecture for full search block-matching motion estimation

Siou-Shen Lin, Po-Chih Tseng, Liang-Gee Chen. Low-power parallel tree architecture for full search block-matching motion estimation. In ISCAS (4). pages 313-316, 2004.

Authors

Siou-Shen Lin

This author has not been identified. Look up 'Siou-Shen Lin' in Google

Po-Chih Tseng

This author has not been identified. Look up 'Po-Chih Tseng' in Google

Liang-Gee Chen

This author has not been identified. Look up 'Liang-Gee Chen' in Google