The following publications are possibly variants of this publication:
- An Ultra-low Power Consumption Dual-Output Subthreshold CMOS Voltage ReferenceZhenhao Li, Chenchang Zhan, Lidan Wang. icta3 2021: 121-122 [doi]
- An ultra-low power and offset-insensitive CMOS subthreshold voltage referenceLidan Wang, Chenahang Zhan, Guofeng Li. apccas 2016: 243-246 [doi]
- A 48 pW, 0.34 V, 0.019%/V Line Sensitivity Self-Biased Subthreshold Voltage Reference With DIBL Effect CompensationYuwei Wang, Quan Sun, Hongrui Luo, Xiaofei Wang, Ruizhi Zhang, Hong Zhang 0009. tcas, 67-I(2):611-621, 2020. [doi]
- A 0.4-V Wide Temperature Range All-MOSFET Subthreshold Voltage Reference With 0.027%/V Line SensitivityYang Liu 0061, Chenchang Zhan, Lidan Wang, Junyao Tang, Guanhua Wang. tcas, 65-II(8):969-973, 2018. [doi]