Compressing three-dimensional sparse arrays using inter- and intra-task parallelization strategies on Intel Xeon and Xeon Phi

Chun-Yuan Lin, Huang-Ting Yen, Che-Lun Hung. Compressing three-dimensional sparse arrays using inter- and intra-task parallelization strategies on Intel Xeon and Xeon Phi. The Journal of Supercomputing, 73(8):3391-3410, 2017. [doi]

Authors

Chun-Yuan Lin

This author has not been identified. Look up 'Chun-Yuan Lin' in Google

Huang-Ting Yen

This author has not been identified. Look up 'Huang-Ting Yen' in Google

Che-Lun Hung

This author has not been identified. Look up 'Che-Lun Hung' in Google