A Hybrid DRAM/PCM Buffer Cache Architecture for Smartphones with QoS Consideration

Ye-Jyun Lin, Chia-Lin Yang, Hsiang-Pang Li, Cheng-Yuan Michael Wang. A Hybrid DRAM/PCM Buffer Cache Architecture for Smartphones with QoS Consideration. ACM Trans. Design Autom. Electr. Syst., 22(2), 2017. [doi]

Authors

Ye-Jyun Lin

This author has not been identified. Look up 'Ye-Jyun Lin' in Google

Chia-Lin Yang

This author has not been identified. Look up 'Chia-Lin Yang' in Google

Hsiang-Pang Li

This author has not been identified. Look up 'Hsiang-Pang Li' in Google

Cheng-Yuan Michael Wang

This author has not been identified. Look up 'Cheng-Yuan Michael Wang' in Google