A special purpose formal verifier for systolic designs in DSP applications

Nam Ling. A special purpose formal verifier for systolic designs in DSP applications. VLSI Signal Processing, 11(1-2):169-187, 1995. [doi]

Authors

Nam Ling

This author has not been identified. Look up 'Nam Ling' in Google