A special purpose formal verifier for systolic designs in DSP applications

Nam Ling. A special purpose formal verifier for systolic designs in DSP applications. VLSI Signal Processing, 11(1-2):169-187, 1995. [doi]

Abstract

Abstract is missing.