Introducing the modeling and verification process in SysML

Marcos Vinicius Linhares, Rômulo Silva de Oliveira, Jean-Marie Farines, François Vernadat. Introducing the modeling and verification process in SysML. In Proceedings of 12th IEEE International Conference on Emerging Technologies and Factory Automation, ETFA 2007, September 25-28, 2007, Patras, Greece. pages 344-351, IEEE, 2007. [doi]

Authors

Marcos Vinicius Linhares

This author has not been identified. Look up 'Marcos Vinicius Linhares' in Google

Rômulo Silva de Oliveira

This author has not been identified. Look up 'Rômulo Silva de Oliveira' in Google

Jean-Marie Farines

This author has not been identified. Look up 'Jean-Marie Farines' in Google

François Vernadat

This author has not been identified. Look up 'François Vernadat' in Google