Efficient loop filter design in FPGAs for Phase Lock Loops in high-datarate wireless receivers - theory and case study

Yair Linn. Efficient loop filter design in FPGAs for Phase Lock Loops in high-datarate wireless receivers - theory and case study. In Wireless Telecommunications Symposium, WTS 2007, Pomona, CA, USA, April 26-28, 2007. pages 1-8, IEEE, 2007. [doi]

Abstract

Abstract is missing.