Analog/Mixed-Signal Circuit Verification Using Models Generated from Simulation Traces

Scott Little, David Walter, Kevin Jones, Chris J. Myers, Alper Sen. Analog/Mixed-Signal Circuit Verification Using Models Generated from Simulation Traces. Int. J. Found. Comput. Sci., 21(2):191-210, 2010. [doi]

Abstract

Abstract is missing.