Learning Robust and Correct Controllers from Signal Temporal Logic Specifications Using BarrierNet - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Wenliang Liu, Wei Xiao 0003, Calin Belta. Learning Robust and Correct Controllers from Signal Temporal Logic Specifications Using BarrierNet. In 62nd IEEE Conference on Decision and Control, CDC 2023, Singapore, December 13-15, 2023. pages 7049-7054, IEEE, 2023. [doi]

This author has not been identified. Look up 'Wenliang Liu' in GoogleThis author has not been identified. Look up 'Wei Xiao 0003' in GoogleThis author has not been identified. Look up 'Calin Belta' in Google

runs on WebDSL