Back-End Layout Reflection for Test Chip Design

Zeye Liu, Ronald D. Blanton. Back-End Layout Reflection for Test Chip Design. In 36th IEEE International Conference on Computer Design, ICCD 2018, Orlando, FL, USA, October 7-10, 2018. pages 456-463, IEEE, 2018. [doi]

Authors

Zeye Liu

This author has not been identified. Look up 'Zeye Liu' in Google

Ronald D. Blanton

This author has not been identified. Look up 'Ronald D. Blanton' in Google