A bit-serial VLSI architecture for generating moments in real-time

Wentai Liu, Su-Shing Chen, Ralph K. Cavin III. A bit-serial VLSI architecture for generating moments in real-time. IEEE Transactions on Systems, Man, and Cybernetics, Part A, 23(2):539-546, 1993. [doi]

Authors

Wentai Liu

This author has not been identified. Look up 'Wentai Liu' in Google

Su-Shing Chen

This author has not been identified. Look up 'Su-Shing Chen' in Google

Ralph K. Cavin III

This author has not been identified. Look up 'Ralph K. Cavin III' in Google