A 0.1-3GHz cell-based fractional-N all digital phase-locked loop using ΔΣ noise-shaped phase detector

Yao-Chia Liu, Wei-Zen Chen, Mao-Hsuan Chou, Tsung-Hsien Tsai, Yen-Wei Lee, Min-Shueh Yuan. A 0.1-3GHz cell-based fractional-N all digital phase-locked loop using ΔΣ noise-shaped phase detector. In Proceedings of the IEEE 2013 Custom Integrated Circuits Conference, San Jose, CA, USA, September 22-25, 2013. pages 1-4, IEEE, 2013. [doi]

Authors

Yao-Chia Liu

This author has not been identified. Look up 'Yao-Chia Liu' in Google

Wei-Zen Chen

This author has not been identified. Look up 'Wei-Zen Chen' in Google

Mao-Hsuan Chou

This author has not been identified. Look up 'Mao-Hsuan Chou' in Google

Tsung-Hsien Tsai

This author has not been identified. Look up 'Tsung-Hsien Tsai' in Google

Yen-Wei Lee

This author has not been identified. Look up 'Yen-Wei Lee' in Google

Min-Shueh Yuan

This author has not been identified. Look up 'Min-Shueh Yuan' in Google