Hanyu Liu, Xiaolei Chen, Yajun Ha. An architecture and timing-driven routing algorithm for area-efficient FPGAs with time-multiplexed interconnects. In FPL 2008, International Conference on Field Programmable Logic and Applications, Heidelberg, Germany, 8-10 September 2008. pages 615-618, IEEE, 2008. [doi]
Abstract is missing.