Fast cacheline-based data replacement for hybrid DRAM and STT-MRAM main memory

Chenji Liu, Lan Chen, Xiaoran Hao, Mao Ni, Hao Sun. Fast cacheline-based data replacement for hybrid DRAM and STT-MRAM main memory. IEICE Electronic Express, 17(10):20200090, 2020. [doi]

Authors

Chenji Liu

This author has not been identified. Look up 'Chenji Liu' in Google

Lan Chen

This author has not been identified. Look up 'Lan Chen' in Google

Xiaoran Hao

This author has not been identified. Look up 'Xiaoran Hao' in Google

Mao Ni

This author has not been identified. Look up 'Mao Ni' in Google

Hao Sun

This author has not been identified. Look up 'Hao Sun' in Google