A 2.97 Gb/s DPA-resistant AES engine with self-generated random sequence

Po-Chun Liu, Ju-Hung Hsiao, Hsie-Chia Chang, Chen-Yi Lee. A 2.97 Gb/s DPA-resistant AES engine with self-generated random sequence. In Proceedings of the 37th European Solid-State Circuits Conference, ESSCIRC 2011, Helsinki, Finland, Sept. 12-16, 2011. pages 71-74, IEEE, 2011. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.