Chunyang Liu, Jian Ni, Weiqiang Liu, Zhe Liu, Máire O'Neill. Design and Optimization of Modular Multiplication for SIDH. In IEEE International Symposium on Circuits and Systems, ISCAS 2018, 27-30 May 2018, Florence, Italy. pages 1-5, IEEE, 2018. [doi]
Abstract is missing.