Low Redundancy Double Error Correction Spotty Codes Combined with Gray Coding for 64 Data Bits Memories of 4-bit Multilevel Cells - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Shanshan Liu, Pedro Reviriego, Kazuteru Namba, Salvatore Pontarelli, Livi Xiao, Fabrizio Lombardi. Low Redundancy Double Error Correction Spotty Codes Combined with Gray Coding for 64 Data Bits Memories of 4-bit Multilevel Cells. In 2019 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, DFT 2019, Noordwijk, Netherlands, October 2-4, 2019. pages 1-4, IEEE, 2019. [doi]

This author has not been identified. Look up 'Shanshan Liu' in GoogleThis author has not been identified. Look up 'Pedro Reviriego' in GoogleThis author has not been identified. Look up 'Kazuteru Namba' in GoogleThis author has not been identified. Look up 'Salvatore Pontarelli' in GoogleThis author has not been identified. Look up 'Livi Xiao' in GoogleThis author has not been identified. Look up 'Fabrizio Lombardi' in Google

runs on WebDSL