Brian Lockyear, Carl Ebeling. Optimal retiming of level-clocked circuits using symmetric clock schedules. IEEE Trans. on CAD of Integrated Circuits and Systems, 13(9):1097-1109, 1994. [doi]
No references recorded for this publication.
No citations of this publication recorded.