A testable and debuggable dual-core system with thermal-aware dynamic voltage and frequency scaling - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Liang-Ying Lu, Ching-Yao Chang, Zhao-Hong Chen, Bo-Ting Yeh, Tai-Hua Lu, Peng-Yu Chen, Pin-Hao Tang, Kuen-Jong Lee, Lih-Yih Chiou, Soon-Jyh Chang, Chien-Hung Tsai, Chung-Ho Chen, Jai-Ming Lin. A testable and debuggable dual-core system with thermal-aware dynamic voltage and frequency scaling. In 21st Asia and South Pacific Design Automation Conference, ASP-DAC 2016, Macao, Macao, January 25-28, 2016. pages 17-18, IEEE, 2016. [doi]

This author has not been identified. Look up 'Liang-Ying Lu' in GoogleThis author has not been identified. Look up 'Ching-Yao Chang' in GoogleThis author has not been identified. Look up 'Zhao-Hong Chen' in GoogleThis author has not been identified. Look up 'Bo-Ting Yeh' in GoogleThis author has not been identified. Look up 'Tai-Hua Lu' in GoogleThis author has not been identified. Look up 'Peng-Yu Chen' in GoogleThis author has not been identified. Look up 'Pin-Hao Tang' in GoogleThis author has not been identified. Look up 'Kuen-Jong Lee' in GoogleThis author has not been identified. Look up 'Lih-Yih Chiou' in GoogleThis author has not been identified. Look up 'Soon-Jyh Chang' in GoogleThis author has not been identified. Look up 'Chien-Hung Tsai' in GoogleThis author has not been identified. Look up 'Chung-Ho Chen' in GoogleThis author has not been identified. Look up 'Jai-Ming Lin' in Google

runs on WebDSL