A 3.0 Gb/s Throughput Hardware-Efficient Decoder for Cyclically-Coupled QC-LDPC Codes

Qing Lu, Jianfeng Fan, Chiu-Wing Sham, Wai Man Tam, Francis C. M. Lau. A 3.0 Gb/s Throughput Hardware-Efficient Decoder for Cyclically-Coupled QC-LDPC Codes. IEEE Trans. on Circuits and Systems, 63-I(1):134-145, 2016. [doi]

Authors

Qing Lu

This author has not been identified. Look up 'Qing Lu' in Google

Jianfeng Fan

This author has not been identified. Look up 'Jianfeng Fan' in Google

Chiu-Wing Sham

This author has not been identified. Look up 'Chiu-Wing Sham' in Google

Wai Man Tam

This author has not been identified. Look up 'Wai Man Tam' in Google

Francis C. M. Lau

This author has not been identified. Look up 'Francis C. M. Lau' in Google