Ming-Ching Lu, Meng-Chen Wu, Hung-Ming Chen, Iris Hui-Ru Jiang. Performance Constraints Aware Voltage Islands Generation in SoC Floorplan Design. In 2006 IEEE International SOC Conference, Austin, Texas, USA, September 24-27, 2006. pages 211-214, IEEE, 2006. [doi]
Abstract is missing.