Ultralow-Latency VLSI Architecture Based on a Linear Approximation Method for Computing Nth Roots of Floating-Point Numbers

Fei Lyu 0002, Xiaoqi Xu, Yu Wang, Yuanyong Luo, Yuxuan Wang, Hongbing Pan. Ultralow-Latency VLSI Architecture Based on a Linear Approximation Method for Computing Nth Roots of Floating-Point Numbers. IEEE Trans. Circuits Syst. I Regul. Pap., 68(2):715-727, 2021. [doi]

Authors

Fei Lyu 0002

This author has not been identified. Look up 'Fei Lyu 0002' in Google

Xiaoqi Xu

This author has not been identified. Look up 'Xiaoqi Xu' in Google

Yu Wang

This author has not been identified. It may be one of the following persons: Look up 'Yu Wang' in Google

Yuanyong Luo

This author has not been identified. Look up 'Yuanyong Luo' in Google

Yuxuan Wang

This author has not been identified. Look up 'Yuxuan Wang' in Google

Hongbing Pan

This author has not been identified. Look up 'Hongbing Pan' in Google