Block-Parallel Systolic-Array Architecture for 2-d NTT-Based Fragile Watermark Embedding - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Arjuna Madanayake, Renato J. Cintra, Vassil S. Dimitrov, Leonard T. Bruton. Block-Parallel Systolic-Array Architecture for 2-d NTT-Based Fragile Watermark Embedding. Parallel Processing Letters, 22(3), 2012. [doi]

This author has not been identified. Look up 'Arjuna Madanayake' in GoogleThis author has not been identified. Look up 'Renato J. Cintra' in GoogleThis author has not been identified. Look up 'Vassil S. Dimitrov' in GoogleThis author has not been identified. Look up 'Leonard T. Bruton' in Google

runs on WebDSL