An Evaluation of Parallel Synchronous and Conservative Asynchronous Logic-Level Simulations

Ausif Mahmood, William I. Baker. An Evaluation of Parallel Synchronous and Conservative Asynchronous Logic-Level Simulations. VLSI Design, 4(2):91-105, 1996. [doi]

Abstract

Abstract is missing.