Researchr is a web site for finding, collecting, sharing, and reviewing scientific publications, for researchers by researchers.
Sign up for an account to create a profile with publication list, tag and review your related work, and share bibliographies with your co-authors.
Ausif Mahmood, Jayantha Herath, J. Jayasumana. An Improved Data Flow Architecture for Logic Simulation Acceleration. VLSI Design, 2(3):259-265, 1994. [doi]
Abstract is missing.