Partitioning VLSI Floorplans by Staircase Channels for Global Routing - researchr publication related

researchr

You are not signed in
Sign in
Sign up

Subhashis Majumder, Subhas C. Nandy, Bhargab B. Bhattacharya. Partitioning VLSI Floorplans by Staircase Channels for Global Routing. In 11th International Conference on VLSI Design (VLSI Design 1991), 4-7 January 1998, Chennai, India. pages 59-64, IEEE Computer Society, 1998. [doi]

The following publications are possibly variants of this publication:

Hierarchical partitioning of VLSI floorplans by staircasesSubhashis Majumder, Susmita Sur-Kolay, Bhargab B. Bhattacharya, Swarup Kumar Das. todaes, 12(1), 2007. [doi]

On Finding A Staircase Channel With Minimum Crossing Nets In A VLSI FloorplanSubhashis Majumder, Subhas C. Nandy, Bhargab B. Bhattacharya. jcsc, 13(5):1019-1038, 2004. [doi]

runs on WebDSL