Automated Design, Implementation, and Evaluation of Arbiter-based PUF on FPGA using Programmable Delay Lines

Mehrdad Majzoobi, Akshat Kharaya, Farinaz Koushanfar, Srinivas Devadas. Automated Design, Implementation, and Evaluation of Arbiter-based PUF on FPGA using Programmable Delay Lines. IACR Cryptology ePrint Archive, 2014:639, 2014. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.