Logic verification using binary decision diagrams in a logic synthesis environment

Sharad Malik, Albert R. Wang, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli. Logic verification using binary decision diagrams in a logic synthesis environment. In 1988 IEEE International Conference on Computer-Aided Design, ICCAD 1988, Santa Clara, CA, USA, November 7-10, 1988. Digest of Technical Papers. pages 6-9, IEEE, 1988. [doi]

Abstract

Abstract is missing.