Systolic Array Implementation of DFT with Reduced Multipliers Using Triple Matrix Product

I. Mamatha, Shikha Tripathi, T. S. B. Sudarshan, Nikhil Bhattar. Systolic Array Implementation of DFT with Reduced Multipliers Using Triple Matrix Product. In SIRS. pages 311-322, 2014. [doi]

Authors

I. Mamatha

This author has not been identified. Look up 'I. Mamatha' in Google

Shikha Tripathi

This author has not been identified. Look up 'Shikha Tripathi' in Google

T. S. B. Sudarshan

This author has not been identified. Look up 'T. S. B. Sudarshan' in Google

Nikhil Bhattar

This author has not been identified. Look up 'Nikhil Bhattar' in Google