Spur reducing architecture of frequency synthesiser using switched capacitors

Debashis Mandal, Pradip Mandal, T. K. Bhattacharyya. Spur reducing architecture of frequency synthesiser using switched capacitors. IET Circuits, Devices & Systems, 8(4):237-245, 2014. [doi]

Abstract

Abstract is missing.